

09/30/98
JC447 U.S. PTO

LERNER AND GREENBERG, P.A.

PATENT ATTORNEYS AND ATTORNEYS AT LAW

2200 Hollywood Boulevard
Hollywood, Florida 33020
Tel: (954) 925-1100
Fax: (954) 925-1101

e-mail:
patents@patentusa.com

Mailing Address:
Post Office Box 2480
Hollywood, FL 33022-2480

New York Office
153 E 57th Street
Suite 15G
New York, NY 10022

Herbert L. Lerner (NY Bar)
Laurence A. Greenberg (FL Bar)


Werner H. Stemer (Reg. Pat. Agent)
Ralph E. Locher (FL, IL, MO Bars)
Manfred Beck (German Pat. Agent only)
Mark P. Weichselbaum (TN Bar)
Otto S. Kauder (Reg. Pat. Agent)
Adam A. Jorgensen (Reg. Pat. Agent)

09/30/98
JC526 U.S. PTO
09/164123

"Express Mail" mailing label number: EL080598894US
Date of Deposit: September 30, 1998

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Docket No.: GR 97 P 2681


XIOMARA D. JUNCO

Date: September 30, 1998

Hon. Commissioner of Patents and Trademarks
Washington, D.C. 20231

Sir:

Enclosed herewith are the necessary papers for filing the following application for Letters Patent:

Applicant : ALBRECHT MAYER

Title : METHOD FOR ASSEMBLING INTEGRATED CIRCUITS WITH PROTECTION OF THE CIRCUITS AGAINST ELECTROSTATIC DISCHARGE, AND ARRANGEMENT OF INTEGRATED CIRCUITS WITH PROTECTION AGAINST ELECTROSTATIC DISCHARGE

1 sheet of formal drawings in triplicate.

A check in the amount of \$790.00 covering the filing fee.

Information Disclosure Statement and 2 References.

Claim for Priority. Certified copy of the corresponding foreign patent application No. 197 43 344.8, filed on September 30, 1997.

This application is being filed without a signed oath or declaration under the provisions of 37 CFR 1.53(d). Applicant awaits notification of the date by which the oath or declaration and the surcharge are due, pursuant to this rule.

The Patent and Trademark Office is hereby given authority to charge Deposit Account No. 12-1099 of Herbert L. Lerner for any fees due or deficiencies of payments made for any purpose during the pendency of the above-identified application.

Respectfully submitted,



For Applicant

WERNER H. STEMER
REG. NO. 34,956

LAG/bb

METHOD FOR ASSEMBLING INTEGRATED CIRCUITS WITH PROTECTION OF
THE CIRCUITS AGAINST ELECTROSTATIC DISCHARGE, AND ARRANGEMENT
5 OF INTEGRATED CIRCUITS WITH PROTECTION AGAINST ELECTROSTATIC
DISCHARGE

Background of the Invention:

Field of the Invention:

10 The invention relates to a method for producing an electrical
connection between integrated circuits with protection against
electrostatic discharges. The invention also relates to an
arrangement of two electrically conductively connected
integrated circuits with protection against electrostatic
15 discharges.

In electronic systems, there is a need for providing two or
more integrated circuits in one package with a signal
connection, to enable a compact arrangement of the circuits.

20 The circuits have contact areas, so-called pads, which are
connected via bonding wires to connection pins of the package,
known as pins. By way of them, the supply voltage and signals
can be supplied. Inside the package, signal transmission
among the circuits again takes place via respective connection
25 pads which in turn are joined to one another via bonding

wires. In general, these internal signal terminals and connections are not extended outside the package.

To prevent electrostatic discharges that come into contact
5 with the external package pins from destroying the circuits and function units inside the circuit, the pads extended to the outside are assigned protective structures guarding against electrostatic discharge (ESD). These protective structures act as switches, which become conducting when there
10 is overvoltage and dissipate the applied electrostatic discharge to a line for one of the supply voltages. The ESD protection structures occupy a not inconsiderable amount of circuit surface area.

15 In conventional technology, protection structures are needed for the terminal pads provided for internal signal connections in the package as well, so as to dissipate electrostatic discharges that can occur during assembly, for instance during bonding. These ESD protection structures increase the chip
20 surface area as well.

US Patent 5,587,598 describes a method for producing a semiconductor component with protection against electrostatic discharge. During the production of the wafer, the terminals
25 of the circuit are connected to ground. At the end of wafer

production and before the semiconductor chips are tested, the ground connections of the terminals are severed.

In East German Patent Disclosure DD 236 623 B5, a method for hybrid assembly of electronic components is described in which two external terminals of a hybrid circuit are short-circuited to one another via a severable connection. Internally, electrodes of a MOSFET are coupled with these terminals.

10 Summary of the Invention:

It is accordingly an object of the invention to provide a method for assembling integrated circuits with protection of the circuits against electrostatic discharge, and an arrangement of integrated circuits with protection against electrostatic discharge, which overcomes the above-mentioned disadvantages of the heretofore-known devices and methods of this general type and which obtains electrical connection among integrated circuits that requires less surface area than prior art methods and circuits and still provides adequate protection against electrostatic discharge.

With the foregoing and other objects in view there is provided, in accordance with the invention, a method for producing an electrical connection between integrated circuits, which comprises: providing a first integrated circuit having a terminal, a signal terminal; forming an

electrically conductive connection between the terminal and the signal terminal of the first integrated circuit; providing a second integrated circuit having a terminal that is coupled to a protective structure for protecting against electrostatic discharges; disposing the first and second integrated circuits adjacent one another; electrically connecting the signal terminal of the first integrated circuit to the terminal of the second integrated circuit; and severing the electrically conductive connection between the terminal and the signal terminal of the first integrated circuit using an energy pulse.

In accordance with an added feature of the invention, there is provided a method wherein the severing step is performed by applying an electrical current pulse to the terminal of the second integrated circuit.

In accordance with an additional feature of the invention, there is provided a method wherein the forming step includes:

forming the electrically conductive connection between the terminal and the signal terminal of the first integrated circuit with a portion of reduced cross sectional area as compared to the rest of the connection; and dimensioning the portion to dissipate electrostatic discharges between the terminal and the signal terminal of the first integrated

circuit and to be severed during application of the energy pulse in the severing step.

In accordance with another feature of the invention, there is
5 provided a method wherein the energy pulse used in the severing step is an electrical current pulse applied to the terminal of the second integrated circuit.

In accordance with a further added feature of the invention,
10 there is provided a method including: disposing the first and second integrated circuits in a package having terminal pins so that the signal terminal of the first integrated circuit is not accessible from outside of the package; and connecting the
15 terminal of the first integrated circuit and the terminal of the second integrated circuit to a respective terminal pin of the package.

In accordance with a further additional feature of the invention, there is provided a method wherein the severing
20 step is performed after the step of connecting the respective terminals to the respective terminal pins.

In accordance with still a further feature of the invention, there is provided a method wherein the disposing step is
25 performed so that terminal of the second integrated circuit is not covered by the first integrated circuit.

In accordance with yet another feature of the invention, there is provided a method for producing an electrical connection between integrated circuits, which comprises: providing a
5 first integrated circuit having a surface; disposing first and second terminal pads on the surface of the first integrated circuit; forming an electrically conductive connection between the first and second terminal pads of the first integrated circuit; providing a second integrated circuit having a
10 surface; disposing first and second terminal pads on the surface of the second integrated circuit; electrically coupling at least the first terminal pad of the second integrated circuit to a protective structure for protecting against electrostatic discharges; disposing the surfaces of
15 the first and second integrated circuits longitudinally adjacent one another so that the first and second terminal pads of the second integrated circuit are not covered by the first integrated circuit; electrically joining at least one of the first and second terminal pads of the first integrated
20 circuit to one of the first and second terminal pads of the second integrated circuit; forming an electrically conductive connection between the first and second terminal pads of the first integrated circuit; and severing the electrically conductive connection using an energy pulse.

In accordance with yet another added feature of the invention, there is provided a method wherein the electrically joining step is performed using an electrically conductive solderable material.

5

In accordance with yet another additional feature of the invention, there is provided a method wherein the electrically joining step is performed using a conductive adhesive material.

10

In accordance with yet a further feature of the invention, there is provided a method including electrically joining the other one of the first and second terminal pads of the first integrated circuit to the other one of the first and second terminal pads of the second integrated circuit.

15

In accordance with again an added feature of the invention, there is provided an arrangement of electrically connected integrated circuits, comprising: a first integrated circuit including a terminal, a signal terminal, and an connection electrically connecting the terminal and the signal terminal, the connection including a main portion having a cross sectional area, and the connection including a constricted portion having a reduced cross sectional area with respect to the cross sectional area of the main portion; and a second integrated circuit including a terminal having a protective

20

25

structure for protecting against electrostatic discharge, and a connection electrically connecting the terminal of the second integrated circuit to the signal terminal of the first integrated circuit.

5

In accordance with again an additional feature of the invention, there is provided an arrangement wherein the constricted portion is dimensioned to conduct electrostatic charges and dimensioned for severance when subjected to an energy pulse.

10

In accordance with again another feature of the invention, there is provided an arrangement wherein: the first integrated circuit includes at least one further signal terminal; and the connection electrically connecting the terminal of the second integrated circuit to the signal terminal of the first integrated circuit includes a diode, and the connection electrically connecting the terminal of the second integrated circuit to the signal terminal of the first integrated circuit includes a further diode electrically connecting the at least one further signal terminal to the terminal of the second integrated circuit.

15

20

Preferably, the connection between the signal terminal and the supply potential terminal in one of the circuits is a metal or polysilicon conductor track. It therefore assures a low-

25

impedance connection between these terminals. During assembly, any electrostatic discharges that occur can be dissipated thereby. After assembly, when the signal terminal is no longer accessible from outside, the connection is unnecessary; it is severed and has no further influence on signal processing. The metal conductor track is preferably formed in the uppermost metal layer, which is optionally applied in addition to the other metal layers that connect the parts of the integrated circuit that perform signal processing. A major advantage is that no additional surface area is needed.

Other features which are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as embodied in a method for assembling integrated circuits with protection of the circuits against electrostatic discharge, and an arrangement of integrated circuits with protection against electrostatic discharge, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

Fig. 1 shows a plan view of two integrated circuits in a first preferred embodiment, disposed side by side in a package with the structures for ESD protection; and

Fig. 2 shows a cross section through a second preferred embodiment of an arrangement of two integrated circuits.

Description of the Preferred Embodiments:

The arrangement shown in Fig. 1 includes a first integrated circuit 1 and a second integrated circuit 2. Both circuits are disposed in a package 3, of which only the lower part is shown. The integrated circuit 1 includes function units (not shown), such as transistor circuits, to which signals to be processed are supplied in operation via the terminals 15, 16, 17. For ESD protection during assembly of the integrated circuits in the package, conductor tracks 13, 14 are also provided, which connect each of the signal terminals 15, 16 and 17 to a respective terminal 10 or 11, which is connected to one of the supply potentials of the circuit, such as

ground. These terminals 15, 16, 17, 10, 11, are so-called pads, which are generally flat regions at which the integrated circuit is contacted from outside. The terminals 10, 11 are conventionally present anyway and moreover are needed for the typical voltage supply of the circuit 1. The lines 13, 14 for instance comprise metal conductor tracks. They are disposed in a metallizing plane in addition to the metal conductor tracks already provided for the wiring of the transistor circuits. This metallizing plane is expediently the uppermost metallizing plane. It can optionally be applied in addition to the metallizing planes provided for the other wiring. Alternatively, the lines 13, 14 may be made of polysilicon. In that case, they are expediently located in deeper wiring layers. The conductor tracks include a short portion with a constriction 143, 144, 131. These places, compared with the remaining course of the conductor tracks, have a substantially smaller cross section. The terminal pads 10, 11 are connected via conventional bonding wires to a package pin 4 for ground. A terminal pad 12 that supplies grounding to the signal processing circuits is also connected to the pin 4 via a bonding wire.

Terminal pads 25, 26, 27 are provided in the integrated circuit 2 and each one is connected via a respective bonding wire to the pads 15, 16 and 17 of the circuit chip 1. One terminal pad 22 is also bonded to the ground pin 4, to connect

circuits in the chip 2 to ground. The pads 25, 26 are connected via a line 24 to a pad 20, which in turn is bonded to an external terminal pin 5 of the package. The pad 27 is connected via a line 23 to another pad 21, which is bonded to a further package pin 6. For decoupling the pads 25, 26 from one another, two diodes 241, 242 are provided, by way of which the line 24 is carried to the pads 25 and 26, respectively. The package pins 5, 6 - as described in greater detail below - are intended to supply a current pulse and are dimensioned so as to interrupt or sever the constrictions 143, 144, 131 after assembly. Since the terminals 20, 21 have contact outside the package even after assembly, they are assigned conventional ESD protection structures 201, 211. Each of these protection structures contains an arrangement of dopant regions which responds upon application of an overvoltage, such as 2000-3000 V, and connects the applicable terminal in low-impedance fashion to one of the supply potentials.

The ESD protection of the terminals 15, 16, 17 by the conductor tracks 14, 13 during assembly of the integrated circuits 1, 2 in the package 3 is assured as follows. In the assembly robot, the integrated circuits 1, 2 are first mounted on a pad frame and then connected to one another and to the package pins by bonding wires. During this phase, because of possible electrostatic discharge from the bonding tools and the bonding wires, the terminals 15, 16, 17 are threatened

with ESD. Any ESDs are dissipated to the ground terminals 10 and 11 via the low - impedance connections 13, 14. All the ground terminals of the circuit are also electrically connected to one another internally. Once the package has been closed and the ESD- vulnerable terminals 15, 16, 17 can no longer be touched, the constrictions 143, 144, 131 are severed. This is done by a sufficiently long and forceful current pulse, which is adjusted such that the constrictions evaporate and the lines 13, 14 at those places are interrupted. The constrictions are equivalent to a fuse. The current pulse is impressed from outside via the terminal pins 5, 6 and carried onward via the various terminals and lines of the circuit chip 2. During normal functional use of the circuit 1, signals to be processed are supplied to the appropriate pads 15, 16, 17 by function units in the circuit chip 2 via the pads 25, 26, 27. The constrictions 143, 144, 131 are expediently located as close as possible to the signal pads 15, 16, 17, so that the latter are burdened as little as possible by parasitic capacitances.

The pad 27 is connected directly via the conductor track 23 to the pad 21 and the associated ESD protection structure 211. The constriction 131 can therefore be severed once the bonding of the pads 17, 27 has already been completed but still before the complete closure of the package, when external contact of the pads 17 that has the risk of ESD is

still possible, because the pad 17 is by then already connected conductively with the ESD protection structure 211 via the bonding wire to the pad 27. Since in this case the package is still open, severing the constriction 131 can also

5 be done using other provisions that produce energy pulses, such as a laser beam. The terminal pin 6 for the current pulse can then be omitted. In a further feature of the invention, the pads 25, 26 and optionally the pad 27 as well may also be provided with an ESD protection structure

10 corresponding to the structures 201, 211. In that case, once bonding with the circuit chip 1 has been completed, the pads 15, 16, 17 are connected to the respective ESD protection structures directly via the bonding wires. The current pulse pins 5, 6 can be omitted, and the constrictions can be severed

15 by suitable current impression into the pads 15, 16, 17 with the package open, or by a laser pulse.

The cross sections of the constrictions 143, 144, 131 have an area of approximately 0.4 to 1.0 μm^2 . At the lower end of

20 this range, an ESD strength of approximately 250 to 350 V exists, which is adequate for the assembly. The constriction can be melted through by a current of approximately 12 mA. The remainder of the conductor track has a cross-sectional area that is greater by one order of magnitude.

The method and the arrangement are especially advantageous in the example shown in Fig. 2. A first circuit chip 7 and a second circuit chip 8 are in contact with one another on their respective surface toward which the active elements point and where consequently the corresponding terminal pads are also accessible. The electrical contact, which in the version of Fig. 1 is made by means of bonding wires, is made in the version of Fig. 2 by means of contact nipples 71, 72.

Alternatively, a connection can be made with conductive adhesive material. This technique relies on what is known as the flip-chip connecting technique. By it, the terminal pad 73 in chip 7 is connected, via the solder nipple 72 and the connecting line 83, to the terminal pad 81 in the chip 8. In a corresponding way, the pad 74 is connected to the pad 82 via the solder nipple 71 and the line 84. Even if the chips 7, 8 are spaced apart slightly by the solder nipples 71, 72, it is not possible by mechanical means to gain access to the pads 73, 74. As soon as the chips 7, 8 have been placed spatially relative to one another in the way shown, the pads 73, 74 are no longer at risk from ESD. The connection 76 between the signal pad 73 and the ground pad 74 is therefore subsequently severed at the constriction 77 by current imposition at the pad 81. In a corresponding way, the connection 78 between the pads 74, 75 is severed at the point 79.

The described method and arrangement can be used especially

advantageously if the circuit chip 1 or 7 is a conventionally mass-produced microcontroller which is put into contact with a chip 2 or 8 that contains additional circuit means so that the complete arrangement of chips forms an in-circuit-emulation

5 (ICE) arrangement of the microcontroller. The terminal pads 15, 16, 17 and 73, 74 of the respective microcontroller 1 or 7 are additional terminal pads, beyond those provided in the mass-production version, by way of which internal signals are carried to the outside via the respective chip 2 or 8. These
10 pads are formed with ESD protection in the additional metal layer in which the conductor tracks 13, 14 or 76, 78 respectively, are also formed. The circuit units that are connected to the additional pads are effectively ESD-protected during assembly.

I claim:

1. A method for producing an electrical connection between integrated circuits, which comprises:

providing a first integrated circuit having a terminal, a signal terminal;

forming an electrically conductive connection between the terminal and the signal terminal of the first integrated circuit;

providing a second integrated circuit having a terminal that is coupled to a protective structure for protecting against electrostatic discharges;

disposing the first and second integrated circuits adjacent one another;

electrically connecting the signal terminal of the first integrated circuit to the terminal of the second integrated circuit; and

severing the electrically conductive connection between the terminal and the signal terminal of the first integrated circuit using an energy pulse.

2. The method according to claim 1, wherein the severing step is performed by applying an electrical current pulse to the terminal of the second integrated circuit.

3. The method according to claim 1, wherein the forming step includes:

forming the electrically conductive connection with a portion of reduced cross sectional area as compared to the rest of the connection; and

dimensioning the portion to dissipate electrostatic discharges between the terminal and the signal terminal of the first integrated circuit and to be severed during application of the energy pulse in the severing step.

4. The method according to claim 3, wherein the energy pulse used in the severing step is an electrical current pulse applied to the terminal of the second integrated circuit.

5. The method according to claim 1, including:

disposing the first and second integrated circuits in a package having terminal pins so that the signal terminal of the first integrated circuit is not accessible from outside of the package; and

connecting the terminal of the first integrated circuit and the terminal of the second integrated circuit to a respective terminal pin of the package.

6. The method according to claim 5, wherein the severing step is performed after the step of connecting the respective terminals to the respective terminal pins.

7. The method according to claim 1, wherein the disposing step is performed so that terminal of the second integrated circuit is not covered by the first integrated circuit.

8. A method for producing an electrical connection between integrated circuits, which comprises:

providing a first integrated circuit having a surface;

disposing first and second terminal pads on the surface of the first integrated circuit;

forming an electrically conductive connection between the first and second terminal pads of the first integrated circuit;

providing a second integrated circuit having a surface;

disposing first and second terminal pads on the surface of the second integrated circuit;

electrically coupling at least the first terminal pad of the second integrated circuit to a protective structure for protecting against electrostatic discharges;

disposing the surfaces of the first and second integrated circuits longitudinally adjacent one another so that the first and second terminal pads of the second integrated circuit are not covered by the first integrated circuit;

electrically joining at least one of the first and second terminal pads of the first integrated circuit to one of the first and second terminal pads of the second integrated circuit;

forming an electrically conductive connection between the first and second terminal pads of the first integrated circuit; and

severing the electrically conductive connection using an energy pulse.

9. The method according to claim 8, wherein the electrically joining step is performed using an electrically conductive solderable material.

10. The method according to claim 8, wherein the electrically joining step is performed using a conductive adhesive material.

11. The method according to claim 8, including electrically joining the other one of the first and second terminal pads of the first integrated circuit to the other one of the first and second terminal pads of the second integrated circuit.

12. An arrangement of electrically connected integrated circuits, comprising:

a first integrated circuit including a terminal, a signal terminal, and an connection electrically connecting the terminal and the signal terminal, said connection including a main portion having a cross sectional area, and said connection including a constricted portion having a reduced cross sectional area with respect to said cross sectional area of said main portion; and

a second integrated circuit including a terminal having a protective structure for protecting against electrostatic

discharge, and a connection electrically connecting said terminal of said second integrated circuit to said signal terminal of said first integrated circuit.

13. The arrangement according to claim 12, wherein said constricted portion is dimensioned to conduct electrostatic charges and dimensioned for severance when subjected to an energy pulse.

14. The arrangement according to claim 12, wherein:

said first integrated circuit includes at least one further signal terminal; and

said connection electrically connecting said terminal of said second integrated circuit to said signal terminal of said first integrated circuit includes a diode, and said connection electrically connecting said terminal of said second integrated circuit to said signal terminal of said first integrated circuit includes a further diode electrically connecting said at least one further signal terminal to said terminal of said second integrated circuit.

Docket No.: GR 97 P 2681

COMBINED DECLARATION AND POWER OF ATTORNEY
IN ORIGINAL APPLICATION

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD FOR ASSEMBLING INTEGRATED CIRCUITS WITH PROTECTION OF
THE CIRCUITS AGAINST ELECTROSTATIC DISCHARGE, AND ARRANGEMENT
OF INTEGRATED CIRCUITS WITH PROTECTION AGAINST ELECTROSTATIC
DISCHARGE

described and claimed in the specification bearing that title, that I understand the content of the specification, that I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve month prior to this application, that I acknowledge my duty to disclose information of which I am aware which is material to the examination of this application under 37 C.F.R. 1.56a, and that no application for patent or inventor's certificate of this invention has been filed earlier than the following in any country foreign to the United States prior to this application by me or my legal representatives or assigns:

German Application Serial No. 197 43 344.8, filed September 30, 1997, the International Priority of which is claimed under 35 U.S.C. §119.

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

HERBERT L. LERNER (Reg.No.20,435)
LAURENCE A. GREENBERG (Reg.No.29,308)
WERNER H. STEMER (Reg.No.34,956)

Address all correspondence and telephone calls to:

LERNER AND GREENBERG, P.A.
POST OFFICE BOX 2480
HOLLYWOOD, FLORIDA 33022-2480
TEL: (954) 925-1100
FAX: (954) 925-1101

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE INVENTOR: ALBRECHT MAYER

INVENTOR'S SIGNATURE: _____

DATE: _____

Residence: MÜNCHEN, GERMANY

Country of Citizenship: GERMANY

Post Office Address: RIESSERSEESTRASSE 18
D-81377 MÜNCHEN
GERMANY

Abstract of the Disclosure:

A method and a circuit arrangement for protecting integrated circuits against electrostatic discharge (ESD) during and after packaging. An electrical connection between two
5 integrated circuits is made by producing a low-impedance connection in the first integrated circuit, between a signal pad and a pad for a supply potential. The connection has a portion of reduced cross section, which is preferably severed by a current pulse applied after the arrangement has been
10 assembled in a package and the connection has been electrically bonded to the second integrated circuit. The ESD protection during assembly requires no additional chip surface area.

MPW/tg




FIG. 1





FIG. 2

United States Patent & Trademark Office
Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

☐ Scanned copy is best available.

NO DECLARATION